Hua-Chen (Matilda) Wu
trista-csee
Dynamic Verification Engineer proficient in FPGA co-design, UVM verification, and award-winning privacy solutions.
National Yang Ming Chiao Tung University Taiwan
PreviousNext