Skip to content
View seabeam's full-sized avatar
💦
Busy
💦
Busy

Block or report seabeam

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. yuu_register_productor yuu_register_productor Public

    UVM register utility generation by inputting xls table

    JavaScript 39 22

  2. yuu_apb yuu_apb Public

    UVM APB VIP, part of AMBA3&AMBA4 feature supported

    SystemVerilog 32 11

  3. yuu_ahb yuu_ahb Public

    UVM AHB VIP

    SystemVerilog 87 21

  4. yuu_vip_gen yuu_vip_gen Public

    UVM VIP architecture generator

    SystemVerilog 20 6

  5. sv_shortreal_to_fp16 sv_shortreal_to_fp16 Public

    Transform SystemVerilog shortreal(float) type to FP16 bit vector according to IEEE 754, for AI chip verification etc.

    SystemVerilog

  6. yuu_amba yuu_amba Public

    UVM amba infrastructure

    SystemVerilog 7 3