Skip to content
View VSHEV92's full-sized avatar

Block or report VSHEV92

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A bare metal SDK for the ESP32 & ESP32C3

C 266 35 Updated Jul 22, 2024

Comprehensive roadmap for aspiring Embedded Systems Engineers, featuring a curated list of learning resources

8,365 894 Updated Oct 6, 2025

Documentation for RISC-V Spike

106 11 Updated Oct 18, 2018

Minimal example for the STM32F3Discovery

C 2 Updated Jun 11, 2013

SV/UVM based instruction generator for RISC-V processor verification

Python 3 Updated Feb 14, 2023

RISC-V Verification Interface

SystemVerilog 1 Updated Feb 9, 2022

To avoid massive reliance upon memory retention I have decided to create a repository with some hints and tips to use and rely on

SystemVerilog 1 Updated Aug 14, 2023

Статья про применение фильтров в GTKWave

Scheme 4 Updated Oct 28, 2023

Think DSP: Digital Signal Processing in Python, by Allen B. Downey.

Jupyter Notebook 4,340 3,464 Updated Nov 3, 2025

The UVM written in Python

Python 479 91 Updated Nov 6, 2025

Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.

Jupyter Notebook 1,148 201 Updated Sep 23, 2024

A huge VHDL library for FPGA and digital ASIC development

VHDL 407 77 Updated Nov 7, 2025

A course in numerical methods with Python for engineers and scientists: currently 5 learning modules, with student assignments.

Jupyter Notebook 932 1,496 Updated Mar 4, 2025