Skip to content
View zjiefan's full-sized avatar

Highlights

  • Pro

Block or report zjiefan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

I2C models for cocotb

Python 38 16 Updated Sep 7, 2025

SystemVerilog/Verilog support for vscode using Ctags

TypeScript 37 6 Updated Sep 19, 2025

SystemVerilog compiler and language services

C++ 885 186 Updated Nov 26, 2025

Verilog PCI express components

Verilog 1,460 372 Updated Apr 26, 2024

Beautify SystemVerilog code in VSCode through Verible

TypeScript 20 4 Updated Nov 17, 2025

PCI express simulation framework for Cocotb

Python 181 55 Updated Sep 8, 2025

SystemVerilog support in VS Code

TypeScript 145 54 Updated Feb 18, 2025

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

Python 1 Updated Jan 14, 2025

Refrence_Books_PDFfiles

HTML 606 214 Updated May 29, 2016

Linux Device Drivers 3 examples updated to work in recent kernels

C 2,537 934 Updated Apr 28, 2025

ANTLR (ANother Tool for Language Recognition) is a powerful parser generator for reading, processing, executing, or translating structured text or binary files.

Java 18,532 3,415 Updated Nov 19, 2025