Skip to content
View sajadhp1383's full-sized avatar

Block or report sajadhp1383

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. digital-logic-design-ut digital-logic-design-ut Public

    Advanced digital logic design projects using SystemVerilog (University of Tehran)

    SystemVerilog

  2. Computer-Architecture-Course Computer-Architecture-Course Public

    Forked from erfan-f/Computer-Architecture-Course

    Team project for Computer Architecture (ECE 468) at University of Tehran, covering CPU design and simulation

    Verilog

  3. Object-Oriented-Electronic-Circuits Object-Oriented-Electronic-Circuits Public

    5 sophisticated projects in object-oriented electronic circuit modeling - from Verilog netlist simulation to AI edge systems with hardware acceleration.

    C++

  4. Artificial-Intelligence-Course Artificial-Intelligence-Course Public

    University of Tehran - Artificial Intelligence Course Projects. A comprehensive collection of 5 AI projects covering search algorithms, genetic algorithms, machine learning, neural networks, and cl…

    Jupyter Notebook

  5. Statistics-Probability-Course Statistics-Probability-Course Public

    University of Tehran - Statistics & Probability Course Projects. A comprehensive collection of 4 computer assignments covering probability distributions, Bayesian estimation, central limit theorem,…

    Jupyter Notebook