Popular repositories Loading

1. adder adder Public

   Somador em VHDL para teste do fluxo digital com front-end (ghdl + GTKwave) e back-end (openlane).

   Verilog 1 5

2. LC_filter LC_filter Public template

   LC filter design using planar inductor generated with ASITIC

   1

3. task-rfsystem-rfic task-rfsystem-rfic Public

   task-rfsystem-rfic created by GitHub Classroom

   Python

4. task-rfsystem-rfic-2 task-rfsystem-rfic-2 Public

   task-rfsystem-rfic-2 created by GitHub Classroom

   MATLAB

5. tt03-verilog-adder4b tt03-verilog-adder4b Public

   Forked from TinyTapeout/tt03-verilog-demo

   Verilog demo for Tiny Tapeout 03

   Verilog