Skip to content
View erihsu's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Shenzhen, China
  • 16:41 (UTC +08:00)

Highlights

  • Pro

Block or report erihsu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Suite of motion imitation methods for training motion controllers.

Python 656 51 Updated Oct 19, 2025

BlueR — Official BlueZ Bindings for Rust

Rust 389 54 Updated Sep 24, 2025

Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format …

C++ 234 43 Updated Sep 6, 2025

⚡ Better `pre-commit`, re-engineered in Rust

Rust 2,078 64 Updated Oct 19, 2025

An abstraction library for interfacing EDA tools

Python 716 217 Updated Oct 15, 2025

Register Interface Generator

Rust 2 Updated Oct 17, 2025

Working Draft of the RISC-V Debug Specification Standard

Python 491 98 Updated Oct 17, 2025

free finite-difference time-domain (FDTD) software for electromagnetic simulations

C++ 1,473 725 Updated Oct 1, 2025

CadQuery and Build123d integration for Blender

Python 60 6 Updated Jul 13, 2024

A DDR3 memory controller in Verilog for various FPGAs

Verilog 525 97 Updated Oct 10, 2021
C++ 88 14 Updated Jun 20, 2025

Verilog UART

Verilog 183 44 Updated Jun 4, 2013

Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter

Rust 20 3 Updated Oct 16, 2025

Robrix: a multi-platform Matrix chat client written in Rust, using the Makepad UI toolkit and the Robius app dev framework

Rust 334 37 Updated Oct 18, 2025

An open source payments switch written in Rust to make payments fast, reliable and affordable

Rust 37,402 4,454 Updated Oct 19, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,802 689 Updated Aug 18, 2024

A library for generating fake data in Rust.

Rust 1,144 118 Updated Sep 10, 2025

Verilog UART

Verilog 506 147 Updated Feb 27, 2025

Tensor library for machine learning

C++ 13,293 1,369 Updated Oct 14, 2025

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,344 264 Updated Oct 10, 2025

a calendar server aiming to be simple, fast and passwordless

Rust 258 10 Updated Oct 7, 2025

High performance UI layout library in C.

C 15,723 608 Updated Oct 2, 2025

Our website in CLI format

JavaScript 164 57 Updated Sep 22, 2025

hardware design of universal NPU(CNN accelerator) for various convolution neural network

Verilog 154 13 Updated Mar 5, 2025

SVG icons for popular brands

JavaScript 23,637 2,923 Updated Oct 19, 2025

Peer-to-peer, editor-agnostic collaborative editing of local text files.

Rust 1,416 34 Updated Oct 17, 2025

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

Verilog 386 91 Updated Sep 16, 2025

This is an active mirror of the KiCad development branch, which is hosted at GitLab (updated every time something is pushed). Pull requests on GitHub are not accepted or watched.

C++ 2,378 554 Updated Oct 18, 2025
Next