Skip to content
View cajt's full-sized avatar

Organizations

@loa-org

Block or report cajt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

FTDI EEPROM dumps for common JTAG FPGA programmers

88 37 Updated Nov 18, 2023

SpaceWire Light

VHDL 16 5 Updated Jul 17, 2014

A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (this is a mirror of https://gitlab.com/fvmformal/fvm )

Python 7 Updated Nov 24, 2025

Linux alternative to FT Prog utility.

C# 4 Updated Jan 30, 2024

The Machine which can run WASM applications.

C 116 9 Updated Jul 24, 2025
BitBake 35 8 Updated Sep 15, 2025

The documents of Animula project

19 Updated Jun 6, 2025

Repository for design and specification of the Component Model

WebAssembly 1,171 98 Updated Nov 25, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,268 29 Updated Nov 24, 2025

simplefoc all-in-one 50W hybrid stepper + bldc driver

C++ 59 5 Updated Nov 18, 2025

The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With standard PIPE interface for vendor SerDes. Portable, unencrypted…

C++ 44 1 Updated Nov 22, 2025

Affordable 2 GHz 3.2 GS/s 12 bit open-source open-hardware expandable USB oscilloscope

FIRRTL 337 74 Updated Nov 26, 2025

A Python script that converts Xilinx Design Constraint (XDC) files to VHDL entity declarations with optional signal generation and port assignments.

Python 7 3 Updated Sep 13, 2025

Betrusted main SoC design

Verilog 149 23 Updated Jul 22, 2025

An open source system on chip based on the GateMate FPGA from Cologne Chip (Supports: CCGM1A1 & CCGM1A2)

HTML 7 1 Updated Mar 6, 2025

A single-header ANSI C immediate mode cross-platform GUI library

C 10,611 655 Updated Nov 16, 2025

An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

Verilog 798 231 Updated Sep 15, 2023

A sub-micrometer 3D motion control plattform.

C++ 1,167 145 Updated Oct 31, 2025

Testing on ADALM-PLUTO Active Learning Module (PlutoSDR)

MATLAB 4 2 Updated Jan 10, 2023

Lisp in 99 lines of C and how to write one yourself. Includes 21 Lisp primitives, garbage collection and REPL. Includes tail-call optimized versions for speed and reduced memory use.

C 1,303 76 Updated Nov 6, 2025

A simple, generic, header-only state machine implementation for C++.

C++ 69 17 Updated Jan 29, 2022

Lightweight LiDAR-Inertial SLAM system for ROS 2. A minimal, dependency-free implementation for research and education.

C++ 3 Updated Aug 7, 2025

State-of-the-art TTS model under 25MB 😻

Python 9,126 459 Updated Aug 23, 2025

Baseband Receiver IP for GPS like DSSS signals

VHDL 39 26 Updated May 19, 2020

Lightweight Ruby

C 5,442 821 Updated Nov 24, 2025
Next