Skip to content
View anbu-05's full-sized avatar
3 followers · 1 following

Block or report anbu-05

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

TeamVyadhVIT / Silicon

Vyadh's official Payload (Electrical and Astrobiology) Repository ('25-'26)

1 Updated Jan 8, 2026

anbu-05 / Tetrel-RISCV

a simple RV32IM SoC implementation using the picoRV32 core.

Verilog 1 Updated Jan 7, 2026

efabless / raven-picorv32

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Verilog 282 75 Updated Jul 28, 2020