Skip to content
View aletempiac's full-sized avatar

Organizations

@lsils

Block or report aletempiac

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

C++ logic network library

C++ 2 1 Updated Dec 6, 2024

EPFL logic synthesis benchmarks

Verilog 224 42 Updated Nov 18, 2025

C++ truth table library

C++ 64 77 Updated Jul 30, 2025

C++ parsing library for simple formats used in logic synthesis and formal verification

C++ 38 20 Updated Jun 28, 2024

C++ logic network library

C++ 273 160 Updated Sep 30, 2025

A tiling window manager for X11

C 10,289 798 Updated Jan 7, 2026

ABC: System for Sequential Logic Synthesis and Formal Verification

C 1,102 719 Updated Jan 4, 2026

Showcase examples for EPFL logic synthesis libraries

CSS 202 33 Updated Apr 5, 2024