Commits

Branch selector

 main

User selector

LU-JOHN

Datepicker

All time

Commit History

Commits on Oct 23, 2025

• [AMDGPU][NFC] Cleanly make 32-bit abs legal (#164837)

  Show description for f899893
  LU-JOHN

  authored
  f899893

  Copy full SHA for f899893

Commits on Oct 22, 2025

• [AMDGPU] Reland "Remove redundant s_cmp_lg_* sX, 0" (#164201)

  Show description for 9abbec6
  

  LU-JOHN

  and

  arsenm

  authored
  9abbec6

  Copy full SHA for 9abbec6

Commits on Oct 19, 2025

• [AMDGPU] 32-bit abs is not legal on R600 (#164103)

  Show description for 08484d9
  LU-JOHN

  authored
  08484d9

  Copy full SHA for 08484d9

Commits on Oct 18, 2025

• [AMDGPU] Remove redundant s_cmp_lg_* sX, 0 (#162352)

  Show description for 8e5f6dd
  LU-JOHN

  authored
  8e5f6dd

  Copy full SHA for 8e5f6dd

Commits on Oct 17, 2025

• [AMDGPU] 32-bit ABS is a legal DAG node (#163907)

  Show description for f7c9618
  LU-JOHN

  authored
  f7c9618

  Copy full SHA for f7c9618

Commits on Oct 10, 2025

• [AMDGPU][NFC] Pre-commit test for redundant s_cmp_lg_* sX, 0 removal (#162351)

  Show description for c17eca0
  LU-JOHN

  authored
  c17eca0

  Copy full SHA for c17eca0

Commits on Oct 9, 2025

• [AMDGPU] Remove setcc by using add/sub carryout (#155255)

  Show description for 2b14a8d
  LU-JOHN

  authored
  2b14a8d

  Copy full SHA for 2b14a8d

Commits on Oct 2, 2025

• [AMDGPU] s_quadmask* implicitly defines SCC (#161582)

  Show description for 235cd75
  LU-JOHN

  authored
  235cd75

  Copy full SHA for 235cd75

Commits on Sep 25, 2025

• [AMDGPU] Calc IsVALU correctly during UADDO/USUBO selection (#159814)

  Show description for c3cbd27
  

  LU-JOHN

  and

  arsenm

  authored
  c3cbd27

  Copy full SHA for c3cbd27

Commits on Sep 24, 2025

• [NFC][AMDGPU] Refactor common declarations (#160406)

  Show description for 397efd4
  LU-JOHN

  authored
  397efd4

  Copy full SHA for 397efd4

Commits on Sep 22, 2025

• [NFC][AMDGPU] Streamline code (#160177)

  Show description for 7096078
  LU-JOHN

  authored
  7096078

  Copy full SHA for 7096078

• [AMDGPU] Use unsigned overflow for S_UADDO_PSEUDO/S_USUBO_PSEUDO (#160142)

  Show description for 1fce874
  LU-JOHN

  authored
  1fce874

  Copy full SHA for 1fce874

Commits on Sep 4, 2025

• [NFC][AMDGPU] Pre-commit test for setcc removal by using add/sub carryout (#155118)

  Show description for 3e10bdd
  LU-JOHN

  authored
  3e10bdd

  Copy full SHA for 3e10bdd

Commits on Jul 31, 2025

• [SimplifyCFG] Extend jump-threading to allow live local defs (#135079)

  Show description for a757f23
  LU-JOHN

  authored
  a757f23

  Copy full SHA for a757f23

Commits on Jul 9, 2025

• [NFC][AMDGPU] Do not hardcode minimum instruction alignment (#147785)

  Show description for 85cc4af
  LU-JOHN

  authored
  85cc4af

  Copy full SHA for 85cc4af

• [AMDGPU] Create hi-half of 64-bit ashr with mov of -1 (#146569)

  Show description for 896d900
  LU-JOHN

  authored
  896d900

  Copy full SHA for 896d900

Commits on Jul 7, 2025

• [AMDGPU] Preserve exact flag for lshr (#146744)

  Show description for 543f948
  LU-JOHN

  authored
  543f948

  Copy full SHA for 543f948

• [NFC][AMDGPU] Pre-commit srl preserve flag test (#146747)

  Show description for 3f8af4f
  LU-JOHN

  authored
  3f8af4f

  Copy full SHA for 3f8af4f

Commits on Jun 26, 2025

• [AMDGPU] Convert 64-bit sra to 32-bit if shift amt >= 32 (#144421)

  Show description for f2991bf
  LU-JOHN

  authored
  f2991bf

  Copy full SHA for f2991bf

Commits on Jun 13, 2025

• [AMDGPU] Convert more 64-bit lshr to 32-bit if shift amt>=32 (#138204)

  Show description for c4caf00
  LU-JOHN

  authored
  c4caf00

  Copy full SHA for c4caf00

Commits on Jun 6, 2025

• [AMDGPU][NFC] Add test for 64-bit lshr with shifts >=32 (#138281)

  Show description for 549ce80
  LU-JOHN

  authored
  549ce80

  Copy full SHA for 549ce80

• [AMDGPU][NFC] Add tests for 64-bit ashr with shifts >= 32 (#142463)

  Show description for 3bbb496
  LU-JOHN

  authored
  3bbb496

  Copy full SHA for 3bbb496

Commits on May 30, 2025

• [AMDGPU] Extend SRA i64 simplification for shift amts in range [33:62] (#138913)

  Show description for f88a9a3
  LU-JOHN

  authored
  f88a9a3

  Copy full SHA for f88a9a3

Commits on Apr 26, 2025

• [Sink][NFC] Move all checks for unsafe instructions into one function (#137398)

  Show description for 571e024
  LU-JOHN

  authored
  571e024

  Copy full SHA for 571e024

Commits on Apr 25, 2025

• [NFC][Sink] Change runtime checks to asserts (#137354)

  Show description for f9d4e7e
  LU-JOHN

  authored
  f9d4e7e

  Copy full SHA for f9d4e7e

Commits on Apr 3, 2025

• Ensure KnownBits passed when calculating from range md has right size (#132985)

  Show description for 6a46c6c
  LU-JOHN

  authored
  6a46c6c

  Copy full SHA for 6a46c6c

Commits on Mar 28, 2025

• AMDGPU: Convert vector 64-bit shl to 32-bit if shift amt >= 32 (#132964)

  Show description for 827f2ad
  LU-JOHN

  authored
  827f2ad

  Copy full SHA for 827f2ad

Commits on Mar 27, 2025

• Invalidate range metadata when folding bitcast into load (#133095)

  LU-JOHN

  authored
  2df25a4

  Copy full SHA for 2df25a4

Commits on Mar 25, 2025

• Calculate KnownBits from Metadata correctly for vector loads (#128908)

  Show description for 70aeb89
  LU-JOHN

  authored
  70aeb89

  Copy full SHA for 70aeb89

Commits on Mar 13, 2025

• Reland "DAG: Preserve range metadata when load is narrowed" (#128144) (#130609)

  Show description for 95e186c
  LU-JOHN

  authored
  95e186c

  Copy full SHA for 95e186c

Commits on Feb 26, 2025

• DAG: Preserve range metadata when load is narrowed (#128144)

  Show description for d8bcb53
  LU-JOHN

  authored
  d8bcb53

  Copy full SHA for d8bcb53

Commits on Feb 13, 2025

• AMDGPU: Reduce shl64 to shl32 if shift range is [63-32] (#125574)

  Show description for 5decab1
  LU-JOHN

  authored
  5decab1

  Copy full SHA for 5decab1