Skip to content
View Michael-Q-Ly's full-sized avatar

Block or report Michael-Q-Ly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. GT_Verilog GT_Verilog Public

    Learning more about Verilog, Formal Verification, and Verilator - I am using Vivado with a Basys 3 board

    Tcl 1

  2. github-slideshow github-slideshow Public

    A robot powered training repository 🤖

    Ruby

  3. ice40_ultraplus_examples ice40_ultraplus_examples Public

    Forked from damdoy/ice40_ultraplus_examples

    Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

    Verilog

  4. EE4201_IoT_Alarm_Clock EE4201_IoT_Alarm_Clock Public

    EE4201 Raspberry Pi 4 Project

    Python

  5. STM32F429ZIT_Projects STM32F429ZIT_Projects Public

    Practicing Embedded C for fun!

    C

  6. Python_Learning Python_Learning Public

    Learning Python for IoT and AI purposes

    Python