RiscV has Advanced Interrupt Architecture specified here: https://github.com/riscv/riscv-aia
It involves Advanced PLIC implementation and core extensions, such as 64 bit MIE and MIP registers even on RV32. However I am not sure which commonly available cores/boards have it at this time, so creating this issue as a "nice-to-have" for now.