Skip to content

Tags: VHDL/PoC

Tags

v1.2.0-Vivado

Toggle v1.2.0-Vivado's commit message 
PoC v1.2.0 with Vivado-specific fixes

v1.1.2

Toggle v1.1.2's commit message 
Added constraint files for Xilinx AC701 board.

v1.1.2-Vivado

Toggle v1.1.2-Vivado's commit message 
PoC v1.1.2 with Vivado-specific fixes.

sata/v2.4.5

Toggle sata/v2.4.5's commit message 
Commit / branch required for SATAController release v2.4.5.

v1.1.1-Vivado

Toggle v1.1.1-Vivado's commit message 
PoC v1.1.1 with Vivado-specific fixes.

v1.1.1

Toggle v1.1.1's commit message

is61lv_inout_record

Toggle is61lv_inout_record's commit message 
Last version which uses T_IO_TRISTATE_VECTOR for the sram_data bus of…

… PoC.mem.sram.is61lv_ctrl. Synthesis has problems as described in this unit as well as in package PoC.io.

v1.1.0

Toggle v1.1.0's commit message

v1.0.1

Toggle v1.0.1's commit message 
Minor fixes for the first major release of PoC including the new Pyth…

…on infrastructure.

v1.0.0

Toggle v1.0.0's commit message 
Merge remote-tracking branch 'github/release'