-
by-EAjks.Com
- Caen. Normandie. France.
- https://www.linkedin.com/in/ericdelage/
- in/ericdelage
- All languages
- ANTLR
- Assembly
- Bluespec
- C
- C#
- C++
- CMake
- CSS
- Dockerfile
- GAP
- Go
- HCL
- HTML
- Haskell
- Java
- JavaScript
- Jinja
- Jupyter Notebook
- Kotlin
- Lua
- M4
- MATLAB
- Makefile
- PHP
- PowerShell
- Python
- QML
- ReScript
- Rich Text Format
- Roff
- Ruby
- Rust
- Sail
- Scala
- Shell
- Svelte
- SystemVerilog
- Tcl
- TeX
- TypeScript
- VHDL
- Verilog
- Vim Script
- Vue
Starred repositories
🧰 A zero trust swiss army knife for working with X509, OAuth, JWT, OATH OTP, etc.
🛡️ A private certificate authority (X.509 & SSH) & ACME server for secure automated certificate management, so you can use TLS everywhere & SSO for SSH.
OSVVM / CoSim
Forked from wyvernSemi/CoSimOSVVM submodule for Co-simulation features
OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verification component with error handling for parity, stop, and break er…
OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation
Packages that implement OSVVM's model independent transactions and other shared verification component support packages. Required for all OSVVM verification components. AddressBusTransactionPkg - A…
AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components
Open, Multi-Cloud, Multi-Cluster Kubernetes Orchestration
This repository is a subset of UVVM with Utility library and BFMs, and is intended as a UVVM starting platform for thos who only need the Utility Library and BFMs. Community forum: https://forum.uv…
UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improv…
OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
A lightweight, embeddable software-defined radio framework built on LuaJIT
digital signal processing library for software-defined radios
🆙 Upscayl - #1 Free and Open Source AI Image Upscaler for Linux, MacOS and Windows.
🔏 Keycloak theming for the modern web
The flexible backend for all your projects 🐰 Turn your DB into a headless CMS, admin panels, or apps with a custom UI, instant APIs, auth & more.
Payload is the open-source, fullstack Next.js framework, giving you instant backend superpowers. Get a full TypeScript backend and admin panel instantly. Use Payload as a headless CMS or for buildi…
The repo will be used to hold the draft non-ISA RISC-V ACPI Functional Fixed Hardware (FFH) specification
RISC-V ACPI I/O Mapping Table Specification
RISC-V Nexus Trace TG documentation and reference code
The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register i…
The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstr…
Documentation for the RISC-V Supervisor Binary Interface